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Abstract 
In the current market, about 90% of the PV systems are based on silicon solar cells. Despite several predictions that 
thin-film solar cells would take over the market, silicon has remained the dominant technology. One of the main 
reasons is that the prices of silicon photovoltaic modules have come down dramatically over the last two years. This 
is for a large part due to the strongly increased manufacturing capacity, especially in Asia, and the reduction in 
European subsidy levels. Also, the wealth of knowledge on silicon processing from the semiconductor industry and 
the supplier industry combined with the results from the solar research institutes in Europe, has improved both the 
cell performance and the quality of manufacturing. In order to cope with the strong decline in module prices, there is 
a need to establish more and more aggressive cost roadmaps for manufacturing. These cost roadmaps are driven by: 
(1) the costs of silicon feedstock, (2) the conversion costs to convert silicon into PV modules, and (3) the conversion 
efficiency of the cells, driving module power. Vertically integrated companies have the advantage that they can work 
on all aspects of the cost roadmap, and that they have the ability to evaluate changes throughout the full value chain. 
In this paper, the advantages of vertical integration over the value chain will be discussed for 3 specific cases: the 
introduction of FBR feedstock material, the evaluation of furnace performance on cell efficiency and the impact of 
thinner wafers on cell efficiency and mechanical yield.  
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1. Introduction 
The PV market has experienced strong year-on-year growth over the last 10 years, with notable 
average growth of 100% in average per year over the last four years. The PV industry enjoyed a stellar 
year in 2010. Total market installations stood at 18.23 GWp. Silicon based solar technologies accounted 
for 87% of the worldwide solar cell production, reinforcing their dominance in the market with a slight 
reversal of market share erosion by the thin-film PV by 4 percentage points. Crystalline cell 
manufacturing capacity hit 24.5 GWp with a year-on-year growth of 74%. Wafer manufacturing capacity 
ballooned by 72% to 26.1 GWp, with 49% of the 2010 capacity added in 2009 alone. Further upstream, 
polysilicon producers kept up with the growth of the PV market in the last couple of years through 
installation of new facilities as well as upgrading existing ones to maintain their respective market shares. 
Polysilicon capacity now looks set to grow to more than 270 ktonnes in 2013 from the current 214 
ktonnes [1, 2].  
 
Notwithstanding the growth in the PV industry, the PV market remains undermined by its dependency 
on favourable government FiT (Feed-in Tariff) incentives, which are key drivers for the industry. Yet 
ultimately, to be a viable alternative energy source for the mass markets, solar electricity must attain grid 
parity. Thus, the main challenge in the silicon PV manufacturing remains to continuously lower costs and 
improve cell efficiencies. One major cost component is the silicon feedstock itself. Sole reliance on 
secondary quality silicon rejected by the semiconductor industry has become a thing of the past, as silicon 
producers recognised the immensity of the PV market and the purchasing power of the PV industry, 
where rapid technological advancements were transferred into production. The conventional silicon 
production process (Siemens) is expensive and consumes vast amounts of energy. More than 2 decades 
ago, silicon producers started studying commercialisation of alternative silicon producing methods such 
as the fluidised bed reactor [3]. Today, FBR silicon granules are already available as a commercial 
feedstock choice demonstrating equivalent quality to solar-grade Siemens feedstock.  
 
When demand for solar electrical systems rose, tight supply in polysilicon then drove companies to 
source on the spot market. In 2008, spot prices for polysilicon rose to a high of $450/kg from under 
$100/kg in 2005 and just above $20/kg in 2002. Since the late 1990s, strategies to maximise the 
utilisation of the silicon through deployment of thinner wafer substrates, effective cell design and better 
manufacturing controls through statistical process control have helped to reduce silicon consumption rates 
from approximately 20 tonne/MWp to the current 7.5 tonne/MWp. Until recently, most major silicon 
producers had not considered integrating downstream and with daunting technical and financial barriers 
to entry looming over this segment of the value chain, cell and module manufacturers generally entered 
into stable partnerships with the polysilicon and wafer companies to ensure a stable supply of solar-grade 
silicon by long-term contracts. While the spot market is therefore a small component of the overall 
polysilicon market, it still influences its outlook and contract prices. 
 
Volatility in costs and supply of the most vital cost component of silicon PV modules, in tandem with 
the ever changing end market climate putting pressure on the average selling prices, has weighed heavily 
on the operating margins as well as the planning and growth capability for many PV manufacturers. In 
anticipation of this volatility and temporary lack of silicon supply, REC pioneered the integration of 
polysilicon, wafer, cell and module manufacturing in 2001 and 2004 by its acquisition of ASIMI‟s 
polysilicon plants in the US and by intensifying the development of the fluidised bed reactor process.  In 
the last couple of years, these vertical integrations in the form of joint ventures, acquisitions and mergers 
or green-field setups to fill the gaps in the value chain have become copied by several of the newer Asian 
manufacturers in the industry. 
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The immediate benefits are clear – stabilised supply pipelines and better cost and pricing controls. But 
captive silicon quality remains a primary concern for multicrystalline wafer technologies that many PV 
manufacturers continue to see as the substrate of choice in PV manufacturing. Multicrystalline wafer 
substrates do not have the homogeneity and consistency in quality compared to monocrystalline material. 
Advanced cell technologies using selective emitter and backside passivation may be limited by the bulk 
quality potential of multicrystalline substrates. Convergence of wafer, cell and module quality roadmaps 
is imminent in the near future to sustain the rate of progress in silicon PV. These are strong incentives to 
continue to build the understanding of multicrystalline wafers – the highly probable material of choice for 
the majority in the future of silicon PV. 
 
This paper seeks to offer a perspective on how competitive intangible assets may derive from an 
integrated structure designed with the ability to sense and respond to quality variations along the entire 
PV value chain. Three case studies framing different segments of the value chain will be discussed. In the 
first study, FBR silicon granules were systematically introduced into wafer and cell manufacturing. 
Studies on blend compositions supported by high-resolution volume cell statistics ensured sustainability 
of the manufacturing process in terms of quality, performance and supply. The second case study 
showcases the strength and resolution of volume statistics in understanding ingot quality and the 
implications to furnace design. The last case study exemplifies REC‟s continued efforts towards better 
polysilicon utilisation in alignment with the wafer cost roadmap and demonstrates the cohesion along the 
wafer-cell-module segment of the value chain leading to prototype modules built with 170 μm thick cells. 
2. Case Study 1: FBR commercialisation 
The pyrolysis of silicon hydrides such as trichlorosilane or silane in a hydrogen environment on heated 
silicon seed material is the basis for the polysilicon deposition processes deployed in Siemens or FBR 
(Fluidised Bed Reactor) reactors. The conventional „Siemens‟ method has held up very well as the 
mainstream feedstock production method for the semiconductor industry due to the ability to obtain 
ultrapure electronic grade silicon (9N purity) essential for integrated circuits to function as designed. The 
PV industry is slightly less demanding on the feedstock purity since the minority carrier diffusion lengths 
required by most cell designs are significantly shorter than in semiconductor devices. PV silicon therefore 
includes feedstock categorised as solar-grade (6N to 8N purity) silicon as an input to the value chain. 
Fluidised bed reactors produce feedstock that falls into this category as part of the PV cost roadmap and 
successful commercialisation has been demonstrated. 
 
Del Coso et al. provided an explanation of the power losses and limitations on productivity in the 
Siemens process [4]. Thermochemical decomposition of silicon occurs on silicon rods resistively heated 
to around 1100 °C in bell-shaped reactors. At the reactor walls, the same reaction is inhibited via water 
cooling. A thermal gradient is set up, with radiative energy losses from the rods making up 70% of the 
total energy losses. The rest of the power loss is due to convection losses, which scale with increasing 
deposition rates, thereby putting a limit on the productivity. Energy consumption apparently becomes 
more effective when rod sizes approach the upper limits due to the increase in net surface areas and the 
associated blocking effect on heat radiation from the rods. However, rod meltdowns can occur with a 
breach on the rod diameter upper limits. The implications are that the Siemens method remains a batch 
process with high energy costs. In comparison, the FBR process produces silicon continuously with 80-
90% less energy consumption. Its granular form factor has also been contrasted against the Siemens 
silicon rods and chunks as being more favourable for shipment and crucible loading. Reflections on the 
generic reactor and process designs for FBR [5] would have questions raised about the purity levels 
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achievable - with the possibility of introducing contamination via the seed generation processes, from 
reactor materials, and from surface oxidation of the silicon granules due to the larger surface area exposed 
to the atmosphere. 
 
REC‟s proprietary FBR technology commenced silicon production in 2009. By the 4th quarter of 2010, 
85% of the product was above solar-grade quality specifications. More than two-thirds of REC‟s 
polysilicon production (mix of Siemens and FBR feedstock) were sold internally in 2010. With FBR in 
full production implementation and fully ramped up wafer-cell-module facilities in Singapore, REC is in 
the midst of evaluating the energy pay-back time which is expected to be in the order of 1 year. Prior to 
implementation of the FBR feedstock into volume production in downstream REC factories, FBR 
material was sent through internal qualification cycles to ensure that downstream products attained 
equivalent level of functionality and reliability as Siemens feedstock which heretofore was the standard 
production feedstock material.  
2.1. FBR in multicrystalline wafer and cell manufacturing 
Directional solidification systems require feedstock charged crucibles which undergo high temperature 
phases to melt and crystallise the silicon to produce multicrystalline ingots. Initial challenges were related 
to the granular form factor of the material which required consideration of the packing density within the 
crucibles. The silica crucibles tend to soften and undergo a phase change at high temperatures which 
means that inlaid silicon feedstock has to be arranged to accommodate the deformation without causing 
crucibles cracks or melt run-outs.  
 
Handling issues aside, the main quality consideration in introducing an alternative feedstock is the 
level of impurities that it brings into the ingot. Multicrystalline silicon ingots are known for impurity 
decorated grain boundaries and dislocations. The dislocations may originate from thermal stresses during 
the solidification and subsequent furnace process steps, or develop as defect clusters at high-stress grain 
boundaries tracing particular grain orientations. Impurities attracted to these structural defects form 
anchored recombination centres which are not easily gettered by the subsequent cell processes. These 
defects limit the bulk lifetime of multicrystalline wafers and the potential they offer for high cell 
efficiency [6]. 
 
The dominant quality limiter in multicrystalline silicon is the high dislocation density, while the 
second most important factor normally is the metal impurities in the feedstock. Scheil‟s equation provides 
a good estimation of how metal impurities distribute along the crystallisation direction. Figure 1 shows 
how impurity level for iron can vary along the growth direction of an ingot based on Scheil‟s equation if 
starting concentrations for iron were 2 or 3 times higher than typical, using a segregation coefficient of 
8x10-6 for iron and assuming thermodynamic equilibrium conditions. Under commercial growth rates, the 
effective segregation coefficient can be a function of growth rate and the thickness of the stagnant liquid 
at the solid-liquid interface. This suggests that it may be possible to reduce the concentration of impurity 
incorporation into the solid silicon by lowering crystallisation rates and/or improving melt mixing to 
minimise the build-up of impurity concentration at the liquid-solid interface.  
 
REC studied lifetime and cell efficiency responses of feedstock variants with FBR of different TMI 
(total metallic impurity) content blended in different ratios to Siemens feedstock. With increasing TMI, 
quasi-steady-state photoconductance (QSSPC) block lifetime measurements indicated decreasing lifetime 
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trends, both in peak in-block lifetime and averaged block lifetime (Fig. 2). Non solar-grade silicon 
feedstock was included as part of the margin studies. 
 
 
Fig. 1. Iron concentration profiles calculated by Scheil‟s law to demonstrate the effect of increasing base iron 
concentrations in the melt without adjustments to crystallisation conditions. 
 
Fig. 2. QSS-PC Lifetime measurements versus TMI. 
The ultimate quality metric for the FBR feedstock lies in the electrical performance demonstrated in 
the cells produced. Cell efficiency does not necessarily mirror the same trends as compensation effects of 
the cell processes can improve final bulk lifetime. Diffusion gettering of intragrain metallic impurities to 
extended defects like grain boundaries and dislocations, and hydrogen passivation of bulk defects with 
hydrogen coming from the SiNx:H antireflection coating during firing – these are regimes in the cell 
process flow that can modify bulk lifetime in silicon [7]. In addition, different cell device structures also 
exhibit different thresholds with respect to the metal content in the material. Guidance from the pre-
production studies enabled REC to launch volume wafer production with feedstock blends of 50 to 85% 
FBR with TMI ranges <900 ppb demonstrating block lifetime and cell efficiency distributions equal to 
those seen from reference virgin Siemens. 20% of the material demonstrates 17% efficiency using a 
standard screen-print cell design. 
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2.2. Sustainability of FBR 
The integrated structure in REC includes a data structure that has the potential for wafer level 
traceability from wafer to cell production. Currently in exploratory phase, the system has demonstrated an 
ability to track material sufficiently to dissect the volume data and reconstruct the virtual ingot section by 
section in the cell data domain (Figs. 3(a) – 3(c)). This was by coincidence deployed in REC as FBR-
based cell production ramped up. This data segmentation enabled statistical data resolution in the order of 
<0.1% absolute efficiency. The precision thus afforded allows greater sensitivity to the small deviations 
in cell efficiency and enhances real-time response to quality variations in the cells produced. The system 
also allows regular and automated SPC monitoring of the alternative feedstock performance in cell 
production against that of Siemens feedstock without need for additional resources in material segregation 
and pipeline scheduling. Weekly production data monitored demonstrates equivalent performance 
between FBR and Siemens material in cell manufacturing. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 3. Reconstruction of virtual ingot (a) to (c) – Demonstrating the resolving power in the analysis.  
3. Case Study 2 : Furnace characterisation using cell data 
There is general consensus in multicrystalline wafer manufacturing on the need to reduce dislocation 
densities as part of the continuous improvement desired in wafer quality. The central issue is to 
understand what causes the defect formation. Much research has been done to understand mechanisms 
that encourage dislocation formation and multiplication and recombination activities at decorated 
dislocations. Solutions conceptualised from defect engineering - targeting crystal orientations and grain 
boundary structures or altering the malignancy of metal complexes - have also been discussed in the 
literature. Most of these were fundamental material studies based on characterisation of limited samples 
with limited sampled areas. To apply the knowledge acquired from material studies to existing production 
furnaces using standard crucibles is a challenge for the wafer manufacturers. It is necessary to first 
understand the furnace imperfections, whether by design or construction. An enabler for that is the ability 
to characterise the product of the production furnace – the cast ingots.  
FBR 
Feedstock 
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The random nucleation of crystals of different crystal orientations in multicrystalline ingots needs to be 
recognised before any meaningful characterisation can be made and concluded upon. It is also important 
to recognise the variations at various stages of the entire wafer production flow - crucible coating to ingot 
formation to wafer sorting - and the impact of these variations on the cell results. In REC, understanding 
the statistical variation in the furnace is one of the basic elements of the technology strategy to improve 
wafer quality. Reliance on single furnace runs to characterise furnaces can potentially lead to flawed 
analyses and result in misguided furnace improvement programs. The integrated data structure between 
the cell and wafer factories enables reconstruction of ingot section by section for multiple runs. The data 
for each section can be averaged over the multiple runs to reveal the statistically significant effects due to 
the furnace. This is illustrated in Fig. 4. With this capability to eliminate run-to-run variations, it is now 
possible to embark on characterisation of furnaces in terms of cell electrical parameters and correlate 
these to the wafer quality parameters. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 4. Mapping cell efficiency in a lateral section of the ingot over n individual runs and averaging the data to 
remove variability that obscures the typical profile in the section due to the furnace. 
One of the defect types limiting wafer quality being characterised in REC is that of dislocations [8]. A 
systematic approach to quantify dislocation densities in the ingot is to divide each block from the ingot 
into regular sections and select wafer samples from the top and bottom of each section for dislocation 
density counts. The average dislocation density count for the two samples from each section is then 
correlated to the average cell efficiency data for the given section. This is a viable approach since in 
directionally solidified ingots, the dislocations grow along growth direction and differences in the 
dislocation densities between the wafers within each section can be fairly small. Initial results are 
promising – cell efficiency has been demonstrated to be correlated to dislocation density on 4 different 
runs for a given furnace (Fig. 5). Further analysis is underway to identify how the dislocation densities are 
distributed within the ingot and their correlation to the furnace hot zones. It is expected that comparisons 
on such data across multiple furnaces will reveal where furnace hot zone design or construction can be 
improved further to enhance the wafer quality and resulting cell efficiencies. 
Run1 Run2 Run n-1 Run n 
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Fig. 5. Correlation of dislocation density to cell efficiency over 4 furnace runs. 
4. Case Study 3: Thin wafer roadmap progress 
Significant efforts to improve utilisation rates of silicon through improvement in the wire saw 
technology roadmaps has seen wafer thickness rapidly decreasing from 330 μm in 2004 to the present day 
standards of 180-200 μm. In parallel, kerf loss also improved from over 200 μm to below 160 μm [9]. The 
current wafer supply situation, in tandem with concerns on downstream production mechanical yield, has 
alleviated the pressure on the thinner wafer roadmap. Nonetheless, as technological advances in 
mechanical handling and new cell concepts designed for thinner wafers evolve, it is expected that 
technical progress will continue in this segment of the wafer process flow to bring down PV material 
costs in order to respond to decreasing selling prices.  
 
REC has continued to prepare for the thinner wafer roadmap with the evaluation on 170 and 160 μm 
wafers. In this project, the benefit of the vertically integrated structure is less the material traceability and 
data tracking than the coherence in coordination between the three business units in the ready and 
effective implementation of technological progress due to any one segment of the PV value chain, 
bringing value not only to the organisation but to the external midstream customers and end market 
customers as well.  
 
Three evaluation stages were planned in collaboration across the three business units from wafer to 
module: 
 Prototyping 
 Validation 
 Industrialisation 
4.1. Illustrating the “Open Door” Integration with Free Flow of Information and Resources 
“Open Door” integration enhances communication between the 3 business units in terms of planning 
resources for evaluations as well as in discussion of the observed results. Business objectives can be 
aligned to convert an opportunity for a business unit into a business case for the organisation as a whole. 
The synergy of the integration along the value chain is apparent in the level of technical and logistical co-
operation practiced in this project. 
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In the prototyping stage, 3 thickness variants - 160, 170 and 180 m - were evaluated. Four sample 
blocks per variant were processed into wafers and characterised. To downstream cell and module business 
units, two prerequisites are essential – indicators of mechanical sustainability and electrical quality. 
Sustainability was demonstrated in the thinner variants of 160 and 170 m in terms of their comparable 
performance in wafer visual yields and the thickness distributions with 3sigma < 20 μm. Key quality 
metrics were in the mechanical strength and the wafer surface roughness. Wafers with thicknesses above 
120 μm tend to break easily when bent and the 4-point bending tool simulates a part of the bending action 
that the wafer sees in the cell line and module line. Results indicate that compared to the 180 μm wafers, 
160 μm wafers are the weakest with stress delta of 8.2% and 170 μm wafers are breaking with stress delta 
of 2.9%. In multicrystalline wafers, surface roughness has a bearing on the saw damage removal as well 
as the reflectance achievable at the cell texturisation process. 5-point roughness measurements (Ra & Rz) 
were taken perpendicular (Ra,z Across) and parallel (Ra,z Along) to the saw direction on samples from the 
different thickness variants to validate that the consistency of the as-cut surface texture has been 
maintained (Fig. 6). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 6. Wafer surface roughness is maintained in the 3 thickness variants (common Y axis). 
The limited samples from the prototype batches were then sent into cell and module manufacturing to 
provide preliminary information to identify potential show stoppers in terms of mechanical yield and 
electrical performance. Processing thin wafers with conventional cell structures is expected to result in 
improved Voc and reduced Isc in multicrystalline material with limited bulk quality. The increased Voc is 
due a decrease in the base component of the dark saturation current density J0b, corresponding to reduced 
bulk thickness. The decreased short-circuit current is due to both a reduction in optical path length and an 
increased sensitivity to internal reflection from the rear surface of the cell. The gating factor is dependent 
on the magnitude and direction of the effect on cell efficiency. As expected, both mechanical and cell 
efficiency results initially saw slight negative deviations on the evaluation variants with respect to the 
reference 180 μm wafers. Wafer bow of more than 1.5 mm was also observed in both of the thinner 
variants. Severe bowing (more than 1.7 mm) observed for cells based on 160 m was assigned as a cause 
of high breakage rates observed for that variant.  Both efficiency loss and the high cell bow can be 
mitigated by alternative cell structures, in which the aluminium back surface field is replaced by a novel 
back-surface passivation scheme, based on dielectric coatings in combination with local contacts [10-12]. 
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Subsequent validation and industrialisation results based on the 170 m vehicle confirmed the breakage 
and cell efficiency deviations from the 180 m baseline performance. However, as the team has identified 
assignable causes, it is expected that with line tuning and adjustments to accommodate the thinner wafers, 
further reductions in breakage and cell efficiency losses will improve the overall business case for thin 
wafers as an attractive project for enhanced cost savings across the integrated site. 
5. Conclusion 
 Through the three case studies showcased in this paper, it was demonstrated that the vertically 
integrated production has the ability to harness the information and resources available in the separate 
business units and metamorphose that into a knowledge base which will form a strong foundation for 
future technological and operational developments. In the PV industry, converging roadmaps across 
different segments of the value chain will encourage this integration which will in turn lead to more 
exciting discoveries on how to realise the intrinsic value of such organisational structures to drive down 
cost and improve cell efficiency and module power faster than organisations operating on a more stand-
alone basis. 
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